Abstract
I. INTRODUCTION
Phase-locked loops are key components of integrated circuits and consumer electronics products, providing a stable clock source to digital, analog circuits and systems. Timing jitter is inherent in PLLs, and this needs to be minimized if circuits are to operate properly. In a charge-pump PLL, the main source of jitter, excluding the inherent oscillator phase noise and any supply noise, is the pattern jitter caused by the non-ideal nature of the charge pump. Several techniques have been proposed to reduce pattern jitter [1] , [2] . In particular, a half-duty sampled feedforward loop filter can achieve a low pattern jitter, and it only requires a simple control method, and imposes no circuit overhead [2] . In recent consumer electronics products, PLLs are commonly turned off when the system enters sleep mode, in order to reduce overall power consumption. This makes it important that the output clock of the PLL has a short acquisition time when emerging from the sleep mode. This can be achieved by gear-shifting techniques which change the charge-pump current or the capacitance of the loop filter [3] - [5] . However, these techniques are required to change at least two of PLL parameters because their techniques are based on 3rd-order PLL. This requires a complicated architecture which takes up a lot of area. To solve this problem, in this paper, we present a new design of PLL circuit adopting the split half-duty sampled feedforward loop filter.
The remainder of this paper has four sections. Section II provides an overview of the pattern jitter problems. Section III describes our new PLL architecture. In Section IV, we present 1 measured results from an experimental prototype PLLs, designed and fabricated using a 0.18μm CMOS technology. Section V concludes the paper and summarizes the potential benefits of our approach. Charge-pump PLL needs both proportional gain and integral gain for stable feedback. In a conventional charge-pump PLL, as shown in Fig. 1(a) , a resistor in the loop filter makes proportional gain and a capacitor makes integral gain. However, the resistor causes a lot of ripple in V CTRL of the voltage-controlled oscillators (VCO), as shown in Fig. 1(d) . This ripple causes frequency fluctuations in the VCO and pattern jitter in the PLL. In many designs, this ripple in V CTRL is filtered by an additional capacitor, C Ripple , as shown in Fig.  1(b) . However, the insertion of C Ripple tends to degrade the stability of the PLL, and careful design is required to ameliorate this problem. Moreover, filtering V CTRL with C Ripple does not totally eliminate fluctuations in V CTRL . To alleviate this problem, proportional gain spreading techniques have been proposed [1] , [2] . By spreading the proportional gain across either a full reference period or half of a reference period, these feedforward loop filters dramatically reduce pattern jitter. In particular, as shown in Fig. 1(c) , a half-duty sampled feedforward loop filter has a straightforward architecture, a simple control method, and almost no overhead. A half-duty sampled feedforward loop filter works in the following way: First, it samples the charge from the charge pump using the proportional capacitor C P,3 , and the voltage across C P,3 achieves the proportional gain. Then, when CLK DIV is low, the sampled charge in C P,3 is shared with the integral capacitor C I,3 . Eventually, this shared voltage produces integral gain. A half-duty sampled feedforward loop filter does not rely on C Ripple to provide filtering, but acts as a 1 st -order RC loop filter ( Fig. 1 (a) ), with the following characteristics:
II. THE PROBLEM OF PATTERN JITTER
We can also show that a half-duty sampled feedforward loop filter has less effect on stability than a 2 nd -order RC loop filter shown in Fig.1(b) , because the additional pole in the open-loop transfer function that would be created by C Ripple is eliminated. st -order characteristics, we do not have to adjust several parameters to achieve a sufficient phase margin [4] . Instead, we split the capacitances C I and C P of the halfduty sampled feedforward loop filter into two equal parts.
III. PROPOSED LOOP FILTER
Our new loop filter operates as follows: In fast acquisition mode, both CP 1 and CP 2 turn on transfer charge into the split loop filter. In the sampling phase of the fast acquisition mode, when CLK DIV is high, charge from CP 1 is sampled by C P,3-1 , while charge from CP 2 is simultaneously sampled by C P,3-2 . After CLK DIV goes low, sharing phase of the fast acquisition mode starts. Charge sampled at C P,3-1 and C P,3-2 is shared across all the capacitors: C P,3-1, C P,3-2, C I,3-1 , and C I,3-2 . This step makes our design tolerant of any mismatch in size between the upper and lower capacitors. As C P,3-1 and C P,3-2 are charged at the same time, and C I,3-1 and C I,3-2 are sharing their charge, the effective capacitance of the PLL during fast acquisition mode can be expressed as follows: 
In a charge-pump PLL, the acquisition time mainly consists of pull-in time and lock time [6] . The pull-in time of a PLL is not explained by an s-domain linear model or by s-domain loop transfer analysis. Pull-in time is only related to the large signal behavior of the PLL, and follows this equation:
However, the lock-time of a PLL exactly depends on its loop bandwidth in the s-domain linear model:
When our PLL is in fast acquisition mode, the effective capacitances of both C P and C I are halved, reducing both pullin time and lock time by half. This allows the system to wakeup quickly from sleep mode.
When the PLL gets frequency acquistion, it is switched from fast acquisition mode to normal operation mode. In normal operation mode, CP 2 is turned off and the charge from CP 1 is transferred to both C P,3-1 and C P,3-2 . Then, the sampled charge is shared across all the capacitors. Therefore, the equivalent loop filter capacitances are as follows:
In normal operation mode, the loop bandwidth of the PLL stabilizes, and the magnitude of the fluctuation in V CTRL is reduced because of the larger capacitance of the loop filter.
IV. EXPERIMENTAL RESULTS
The proposed PLL was designed and fabricated in a standard 0.18 m CMOS process. Its microphotograph is shown in Fig. 3 . To assess the relative jitter, a PLL with 2 ndorder loop filter were also designed and fabricated on the same die. Table 1 and Figure 5 show the measured jitter performance of the PLL. The RMS jitter of our PLL is 3.076ps, and the peak-to-peak jitter is 22.40ps. We see that our PLL in its normal operation mode has lower pattern jitter than a conventional 2nd-order RC loop filter, and almost the half amount of jitter as a PLL in the fast acquisition mode. 
V. CONCLUSION
A PLL with our split half-duty sampled feedforward loop filter can achieve a fast acquisition time, by effectively reducing the capacitance of the loop filter as well as a low pattern jitter, by spreading the proportional gain during half of the reference cycle. The PLL is silicon-proven in a standard 0.18 m CMOS technology, and its performance was experimentally assessed by measuring the acquisition time as well as jitter characteristics. The IC has an active area of 0.068mm 2 and consumes 10.28mW at a 1.8V supply.
